November 24th, 2024

Hynix launches 321-layer NAND

Hynix has begun mass production of the first 321-layer NAND with 1Tb capacity, featuring improved write and read times, enhanced productivity, and plans for customer delivery in early 2025.

Read original articleLink Icon
CuriosityExcitementSkepticism
Hynix launches 321-layer NAND

Hynix has commenced mass production of the world's first 321-layer NAND, a triple-level cell-based 4D memory with a capacity of 1Tb. This follows the company's previous launch of a 238-layer NAND in June 2023, marking Hynix as the first supplier to exceed 300 layers in tNAND technology. The new 321-layer device boasts a 12% improvement in write time and a 13% enhancement in read time compared to its predecessor. Hynix achieved this technological advancement by implementing a "3 plugs" process technology, which optimally connects three plugs after completing three plug processes. Additionally, the company developed a low-stress material and introduced technology for automatic alignment correction among the plugs. By utilizing the same development platform as the 238-layer NAND, Hynix improved productivity by 59% compared to the previous generation, minimizing disruptions from process changes. The company plans to deliver the 321-layer products to customers in the first half of 2025.

- Hynix has launched the first 321-layer NAND with 1Tb capacity.

- The new NAND offers significant improvements in write and read times.

- The "3 plugs" process technology enabled the stacking of over 300 layers.

- Productivity increased by 59% compared to the previous generation.

- Products will be available to customers in the first half of 2025.

AI: What people are saying
The comments on Hynix's announcement of the 321-layer NAND highlight various technical aspects and concerns regarding the new technology.
  • Several users discuss the implications of the 321-layer design, questioning the manufacturing process and the number of layers needed for each cell.
  • There is interest in the potential for increased storage capacity and reduced costs for future SSDs.
  • Some commenters reflect on the advancements in NAND technology over the years, expressing amazement at the engineering feats achieved.
  • Questions arise about the yield and reliability of the new memory, with concerns about bad bits during testing.
  • A few users express a desire for improvements in other memory types, such as smaller SPI flash for embedded applications.
Link Icon 11 comments
By @RicoElectrico - 5 months
What's interesting is that these devices don't need 321+ litho steps; the vertical layers are all defined with deposition. Lithography step count isn't layer dependent it seems.

https://youtu.be/ANHzVOiUwGI

https://thememoryguy.com/3d-nands-impact-on-the-equipment-ma...

By @kridsdale3 - 5 months
When I was in school studying NAND devices (2004-2010) we were quite apprehensive at the long term quantum stability of 4-layer devices.

This (the past 20 years of improvement) is an incredible feat of engineering.

By @StringyBob - 5 months
What does 'layer' mean in this context? I'm only familiar with planar style logic process nodes which have maybe up to 20 layers (and way more lithography steps to manufacture those layers), but I am completely ignorant of how the term is used for a flash process node.

How many layers are needed for each physical cell? Is it 1,2, or a lot more? Is this effectively 321 physical TLC cells stacked vertically and some planar style logic at the bottom of the stack.

Also, where do multiple pieces of silicon factor into this - I assume we might be up to 16 silicon dies deep with through-silicon-vias, which would mean a cross section of a package could actually have 5000 layers - that sounds crazy!

By @ksec - 5 months
If I am reading this correctly, this is still the same 1Tb per die but with 321 layers, meaning up to 2TB / package. The package should now be under 100mm2.

This would hopefully bring down the price of 4TB and 8TB SSD in the near future.

By @Neywiny - 5 months
I just want smaller SPI flash for embedded :( it's been over 10 years since there's been improvement in that space
By @hinkley - 5 months
Where’s the point where you figure out how to stack chiplets perpendicular to a backplane instead of doing lithography 300 times on the same chip?
By @fodkodrasz - 5 months
> triple level cell-based 4D memory

What does 4D memory mean?

By @Animats - 5 months
Wow. What's the yield like? Are some bits bad and bypassed during testing?
By @tomcam - 5 months
Cookie permission dialog is the worst I have encountered in months
By @drpixie - 5 months
Title should probably be "Hynix launches 321-layer NAND RAM".
By @pajeetz - 5 months
insider info: all the top talent at Samsung left for SK Hynix after government stepped and forced DEI on Samsung leading to unqualified managers ruining Samsung's culture of innovation and rewarding experimentation.