Linux Looking to Make 5-Level Paging Support Unconditional for x86_64 Builds
Intel introduces 5-level paging in Linux kernel for expanded memory sizes. Default in Linux 5.5 for Intel Ice Lake and AMD Zen 4 CPUs. Simplifies kernel configuration for modern hardware demands.
Read original article
Intel has been working on 5-level paging support for the Linux kernel to expand memory sizes. The 5-level paging was enabled by default in Linux 5.5 for Intel CPUs since Ice Lake and AMD CPUs since Zen 4. A recent patch series by Intel aims to unconditionally enable 5-level paging for x86_64 kernel builds, increasing virtual address size to 57 bits for up to 128PB of virtual memory. This move removes the need for the "CONFIG_X86_5LEVEL" build-time option, aligning the kernel with modern hardware requirements. While most Linux distributions already ship with 5-level paging enabled, this change simplifies the kernel configuration. The shift towards unconditional 5-level paging support reflects the trend of adapting the Linux kernel to meet the demands of contemporary hardware.
Related
NUMA Emulation Yields "Significant Performance Uplift" to Raspberry Pi 5
Engineers at Igalia developed NUMA emulation for ARM64, enhancing Raspberry Pi 5 performance. Linux kernel patches showed 18% multi-core and 6% single-core improvement in Geekbench tests. The concise code may be merged into the mainline kernel for broader benefits.
Leaked Arrow Lake diagram show more PCIe lanes, no DDR4, 2 M.2 SSD ports to CPU
The leaked Intel Arrow Lake chipset details upgrades like PCIe lanes increase, DDR5 support, dual M.2 SSD ports, Thunderbolt 4 integration, Arc Xe-LPG graphics, USB 3.2 Gen connections, and networking options. Insights into upcoming advancements.
x86-64-v5? The Future Of x86-64 Micro-Architecture Feature Levels
Questions arise about potential x86-64-v5 micro-architecture feature levels for future processors. Discussions on LLVM Discourse suggest incorporating latest AMD and Intel CPU ISA features, impacting upcoming Zen 4 and Icelake Server processors. Integration challenges with AVX10 256-bit remain unresolved.
GPUs can now use PCIe-attached memory or SSDs to boost VRAM capacity
Major companies like AMD, Intel, and Nvidia are considering supporting Panmnesia's CXL IP for GPU memory expansion using PCIe-attached memory or SSDs. Panmnesia's low-latency solution outperforms traditional methods, showing promise for AI/HPC applications. Adoption by key players remains uncertain.
GPUs can now use PCIe-attached memory or SSDs to boost VRAM capacity
Major companies like AMD, Intel, and Nvidia are considering supporting Panmnesia's CXL IP technology for GPU memory expansion using PCIe-attached memory or SSDs. The low-latency CXL IP addresses increasing memory needs for AI training datasets, offering improved GPU performance for AI and HPC applications. Adoption by GPU manufacturers is uncertain, potentially shaping future GPU memory expansion technologies.
2 commentsI wonder if this is needed due to the AI push ?
Related
NUMA Emulation Yields "Significant Performance Uplift" to Raspberry Pi 5
Engineers at Igalia developed NUMA emulation for ARM64, enhancing Raspberry Pi 5 performance. Linux kernel patches showed 18% multi-core and 6% single-core improvement in Geekbench tests. The concise code may be merged into the mainline kernel for broader benefits.
Leaked Arrow Lake diagram show more PCIe lanes, no DDR4, 2 M.2 SSD ports to CPU
The leaked Intel Arrow Lake chipset details upgrades like PCIe lanes increase, DDR5 support, dual M.2 SSD ports, Thunderbolt 4 integration, Arc Xe-LPG graphics, USB 3.2 Gen connections, and networking options. Insights into upcoming advancements.
x86-64-v5? The Future Of x86-64 Micro-Architecture Feature Levels
Questions arise about potential x86-64-v5 micro-architecture feature levels for future processors. Discussions on LLVM Discourse suggest incorporating latest AMD and Intel CPU ISA features, impacting upcoming Zen 4 and Icelake Server processors. Integration challenges with AVX10 256-bit remain unresolved.
GPUs can now use PCIe-attached memory or SSDs to boost VRAM capacity
Major companies like AMD, Intel, and Nvidia are considering supporting Panmnesia's CXL IP for GPU memory expansion using PCIe-attached memory or SSDs. Panmnesia's low-latency solution outperforms traditional methods, showing promise for AI/HPC applications. Adoption by key players remains uncertain.
GPUs can now use PCIe-attached memory or SSDs to boost VRAM capacity
Major companies like AMD, Intel, and Nvidia are considering supporting Panmnesia's CXL IP technology for GPU memory expansion using PCIe-attached memory or SSDs. The low-latency CXL IP addresses increasing memory needs for AI training datasets, offering improved GPU performance for AI and HPC applications. Adoption by GPU manufacturers is uncertain, potentially shaping future GPU memory expansion technologies.