July 30th, 2024

Linus Torvalds worries RISC-V repeats mistakes of earlier architectures

Linus Torvalds warns that RISC-V may repeat past mistakes of Arm and x86 due to a disconnect between hardware and software developers, despite its growth and potential in the market.

Read original articleLink Icon
Linus Torvalds worries RISC-V repeats mistakes of earlier architectures

Linus Torvalds has expressed concerns that the RISC-V architecture may repeat the mistakes made by earlier processor architectures like Arm and x86. He believes that as RISC-V evolves to meet market demands, it will likely encounter similar pitfalls due to the significant gap between hardware and software developers. Torvalds noted that this trend has been observed with new technologies, where developers often overlook past issues. He cited the frustrations experienced when Arm transitioned to server platforms, which mirrored mistakes from x86's history.

RISC-V, an open-source instruction set architecture developed in 2010, has gained traction, particularly in China, where it is being used to circumvent US sanctions. Despite shipping over 10 billion chips by the end of 2022, RISC-V still struggles to compete with established x86 and Arm processors in high-performance computing and mobile devices. Torvalds highlighted that the current generation of developers may not be aware of previous challenges, leading to potential oversights in design.

While RISC-V has made significant progress, particularly in embedded systems, it faces limitations such as an immature ecosystem and compatibility issues. Torvalds suggests that it may take several generations of RISC-V processors to address unforeseen problems, but the architecture is positioned to make inroads in the market, albeit with challenges ahead.

Related

How to Design an ISA

How to Design an ISA

The article explores designing Instruction Set Architectures (ISAs), focusing on RISC-V's rise. David Chisnall highlights ISA's role as a bridge between compilers and microarchitecture, emphasizing the challenges and importance of a well-designed ISA for optimal performance in various computing environments.

x86-64-v5? The Future Of x86-64 Micro-Architecture Feature Levels

x86-64-v5? The Future Of x86-64 Micro-Architecture Feature Levels

Questions arise about potential x86-64-v5 micro-architecture feature levels for future processors. Discussions on LLVM Discourse suggest incorporating latest AMD and Intel CPU ISA features, impacting upcoming Zen 4 and Icelake Server processors. Integration challenges with AVX10 256-bit remain unresolved.

RISC-V AI Chips Will Be Everywhere (2022)

RISC-V AI Chips Will Be Everywhere (2022)

RISC-V AI chips, exemplified by Esperanto's ET-SoC-1 chip with over 1,000 cores, are set to revolutionize AI processing. Industry forecasts predict substantial growth, challenging traditional architectures and promoting innovation.

Linus Torvalds: RISC-V Repeating the Mistakes of Its Predecessors [video]

Linus Torvalds: RISC-V Repeating the Mistakes of Its Predecessors [video]

The speaker discusses open development in hardware architecture, emphasizing RISC-V's challenges and historical mistakes. Early software developer involvement is crucial to prevent issues. Despite limited support for RISC-V, transitioning between hardware platforms is becoming easier with cloud computing standardization.

Linus Torvalds says RISC-V will make the same mistakes as Arm and x86

Linus Torvalds says RISC-V will make the same mistakes as Arm and x86

Linus Torvalds expresses concerns about RISC-V development potentially repeating past processor mistakes. Despite gaining traction, RISC-V lags in performance compared to x86 and Arm processors. Torvalds anticipates a gradual evolution for RISC-V.

Link Icon 2 comments
By @bdjsiqoocwk - 4 months
What were the mistakes of earlier architectures, for those of us who really don't know that much about computers?
By @snvzz - 4 months
Notably, Linus points to no specific mistakes.

There is just the assumption some will have been made.