The First Mass Produced DRAM of the Soviet Union
Robert Dennard invented dynamic RAM cells in 1966, leading to the 1975 Soviet 565RU1 chip's production, which remained in use until the mid-1990s due to its durability.
Read original articleIn 1966, Robert Dennard invented dynamic RAM cells, which store information as electric charges in capacitors. The first commercially available dynamic memory chip, Intel's 1103, was released in 1970, utilizing three transistors per cell. The first mass-produced dynamic memory chip in the Soviet Union was the 565RU1, developed in 1975 and produced starting in 1977. This chip had a capacity of 4096 bits and was based on the Intel 2107A design, although it was not a direct copy. The 565RU1 was manufactured by several Soviet enterprises, including Angstrem, Mezon, Alpha, and Exciton, and was used in various applications, including the Elektronika-60 computer. Despite its outdated three-transistor design, the 565RU1 was widely utilized until the mid-1990s, with military and export versions also produced. The chip's longevity in CNC machines highlighted its durability compared to contemporary computer equipment.
- Robert Dennard invented dynamic RAM cells in 1966, leading to the development of DRAM technology.
- The first mass-produced Soviet DRAM chip, the 565RU1, was developed in 1975 and produced from 1977.
- The 565RU1 chip was based on the Intel 2107A design but was not a direct copy.
- Several Soviet enterprises, including Angstrem and Mezon, manufactured the 565RU1 chip.
- The chip remained in use until the mid-1990s, demonstrating significant durability in various applications.
Related
Bubble Memory
Bubble memory, a non-volatile computer memory from the 1970s, used magnetic bubbles to store data. Despite early potential, it declined due to competition from faster chips and hard drives, becoming obsolete.
Standard cells: Looking at individual gates in the Pentium processor
Intel's Pentium processor, released in 1993, showcased advanced computing power. Its design featured 3.3 million transistors, BiCMOS technology, standard-cell design for efficiency, and a sophisticated three-dimensional layout with four metal wiring layers. The processor marked a shift towards automated and efficient processor technology.
Inside an IBM/Motorola mainframe controller chip from 1981
The IBM 3274 Control Unit chip from 1981, SC81150R, was examined, revealing IBM and Motorola collaboration. It featured a 16x16 memory block, PLAs, and a 16-bit bus. The chip specialized in data handling, lacking ROM and microcode, with a unique memory buffer design. The analysis highlighted vintage mainframe technology complexity.
JEDEC Plans LPDDR6-Based CAMM, DDR5 MRDIMM Specifications
JEDEC is developing DDR5 MRDIMM standards for servers, aiming to double peak bandwidth and support more than two ranks. Micron introduced the first DDR5 MRDIMMs for Intel's Xeon 6 servers. LPDDR6 CAMMs will feature wider memory buses and new connector arrays.
Racetrack Memory May Arrive in 5-7 Years (2010)
Scientists in Switzerland are developing racetrack memory, which could be 100,000 times faster than hard disks, reduce energy consumption, and be market-ready in 5-7 years for various devices.
wikipedia says Toshiba invented DRAM cells in 1965, and Dennard invented MOS DRAM in 1966
also:
> Elektronika BK-0010 is one of the first 16-bit personal computers in the world.
The TI/99 was actually the first 16-bit personal computer, predating this by 5 years.
I really can't trust anything else this article has to say.
https://en.wikipedia.org/wiki/Electronics_industry_in_East_G...
https://www.cpushack.com/2023/12/21/the-first-mass-produced-...
Are any pictures available? I would like to know how @ could look like a dog
Related
Bubble Memory
Bubble memory, a non-volatile computer memory from the 1970s, used magnetic bubbles to store data. Despite early potential, it declined due to competition from faster chips and hard drives, becoming obsolete.
Standard cells: Looking at individual gates in the Pentium processor
Intel's Pentium processor, released in 1993, showcased advanced computing power. Its design featured 3.3 million transistors, BiCMOS technology, standard-cell design for efficiency, and a sophisticated three-dimensional layout with four metal wiring layers. The processor marked a shift towards automated and efficient processor technology.
Inside an IBM/Motorola mainframe controller chip from 1981
The IBM 3274 Control Unit chip from 1981, SC81150R, was examined, revealing IBM and Motorola collaboration. It featured a 16x16 memory block, PLAs, and a 16-bit bus. The chip specialized in data handling, lacking ROM and microcode, with a unique memory buffer design. The analysis highlighted vintage mainframe technology complexity.
JEDEC Plans LPDDR6-Based CAMM, DDR5 MRDIMM Specifications
JEDEC is developing DDR5 MRDIMM standards for servers, aiming to double peak bandwidth and support more than two ranks. Micron introduced the first DDR5 MRDIMMs for Intel's Xeon 6 servers. LPDDR6 CAMMs will feature wider memory buses and new connector arrays.
Racetrack Memory May Arrive in 5-7 Years (2010)
Scientists in Switzerland are developing racetrack memory, which could be 100,000 times faster than hard disks, reduce energy consumption, and be market-ready in 5-7 years for various devices.