August 26th, 2024

Engineers develop new two-dimensional, low-power- field-effect transistor

Engineers from Shanghai Institute and collaborators developed a low-power two-dimensional field-effect transistor to reduce smartphone recharges, addressing gate leakage and dielectric strength issues, crucial for 5G and IoT applications.

Read original articleLink Icon
Engineers develop new two-dimensional, low-power- field-effect transistor

A team of engineers from the Shanghai Institute of Microsystem and Information Technology, in collaboration with researchers from City University of Hong Kong and Fudan University, has developed a new two-dimensional field-effect transistor (FET) that operates with low power consumption. This innovation aims to reduce the frequency of smartphone recharges. The research, published in the journal Nature, addresses challenges such as high gate leakage and low dielectric strength that have hindered the miniaturization of silicon-based transistors. The team utilized single-crystalline aluminum oxide, only 1.25 nm thick, to create FETs with an aluminum gate measuring 100 µm wide and 250 nm long, ensuring complete insulation by leaving a gap between the gates. The fabrication process involved standard van der Waals transfer methods to align the materials on a wafer. This advancement is significant for the development of smaller, more efficient devices, particularly in the context of 5G technology and Internet of Things (IoT) applications, where reducing device size is crucial. The researchers believe that the use of 2D materials could mitigate issues related to short-channel effects that current materials face.

- Engineers have developed a low-power, two-dimensional field-effect transistor.

- The innovation could lead to less frequent smartphone recharging.

- The research addresses high gate leakage and low dielectric strength issues.

- Single-crystalline aluminum oxide was used to enhance performance.

- This advancement is important for 5G and IoT device miniaturization.

Link Icon 3 comments
By @kayson - 6 months
It's always cool to see new developments in transistor materials and fabrication. It gives me hope that the industry will survive beyond the end of Moore scaling (arguably, we're already past it). Then I see that their prototypes are 100um wide and 250nm long. Quite a ways to go to match our state of the art 2-3nm processes (which don't actually have feature sizes that small but they're still in single digit nm)
By @interstice - 6 months
This appears to focus on mobile devices due to potential chip size reduction, but is there a reason this isn't just as useful as a transistor improvement for desktop chips? Is it slower?
By @thebeardisred - 6 months
That's going to be a hell of a big GDSII file.