Shift Left Is the Tip of the Iceberg
The semiconductor industry is transforming through the shift left methodology, focusing on system-level metrics, 3D-ICs, and software integration, while addressing predictive uncertainties in design optimization and testing.
Read original articleThe semiconductor industry is undergoing a significant transformation with the shift left methodology, which is evolving from a mere buzzword to a comprehensive change in design practices and Electronic Design Automation (EDA) tools. This shift is driven by the need for systemic changes in response to various challenges, including the integration of new optimization strategies that extend beyond traditional power, performance, and area (PPA) metrics to encompass system-level metrics. The rise of 3D integrated circuits (3D-ICs) and chiplets is reshaping development flows, necessitating a focus on system performance and the interdependence of various design metrics. The industry is moving towards domain-specific designs, particularly in sectors like automotive, where complex systems require tailored solutions. Software is becoming integral to hardware design, emphasizing the need for early and frequent testing. The optimization process is constrained by predictive uncertainties, necessitating accurate models and simulations to guide design decisions. As the industry adapts, engineers must balance various optimization goals while leveraging improved computational capabilities and simulation technologies to enhance design accuracy and efficiency.
- Shift left methodology is transforming semiconductor design and EDA tools.
- Optimization strategies are evolving from PPA metrics to system-level metrics.
- The rise of 3D-ICs and chiplets is changing development flows and design integration.
- Software is increasingly critical in hardware design, requiring early testing.
- Predictive uncertainties highlight the need for accurate models in the optimization process.
Related
Extreme Measures Needed to Scale Chips
Semiconductor technology faces challenges in scaling for AI demands. Innovations like EUV lithography and chip stacking are key. Japanese researchers explore linear accelerators for EUV light. Attracting young talent is crucial.
Extreme Measures Needed to Scale Chips
The July 2024 IEEE Spectrum issue discusses scaling compute power for AI, exploring solutions like EUV lithography, linear accelerators, and chip stacking. Industry innovates to overcome challenges and inspire talent.
Intel vs. Samsung vs. TSMC
Competition intensifies among Intel, Samsung, and TSMC in the foundry industry. Focus on 3D transistors, AI/ML applications, and chiplet assemblies drives advancements in chip technology for high-performance, low-power solutions.
The Semiconductor Design Software Duopoly: Cadence and Synopsys [video]
The YouTube video discusses the EDA software industry, highlighting Cadence, Synopsys, Mentor Graphics, and ECAD. It explores chip design tool evolution and Solomon Design Automation's software-focused approach to analog circuits.
Partitioning in the Chiplet Era
The rise of chiplets in semiconductor design enhances performance and reduces power consumption, but complicates partitioning, data path optimization, and integration of third-party components, necessitating effective strategies to address challenges.
- Many commenters express confusion or skepticism about the term "shift left," suggesting it has become a buzzword without clear meaning.
- Some professionals share experiences of early implementation leading to mixed results, with claims of productivity often unsubstantiated.
- There is a call for better tools and processes rather than just adopting new methodologies, especially in hardware engineering.
- Criticism of companies like Intel is noted, with some feeling they are lagging behind industry standards.
- Several commenters advocate for clearer communication, urging against using directional terms that may obfuscate the intended meaning.
[1] https://en.wikipedia.org/wiki/Shift-left_testing [2] https://www.dynatrace.com/news/blog/what-is-shift-left-and-w...
So before we clearly clarify product requirements, we start the build early with assumptions that can change. Sometimes it works, sometimes it does not, which just means we end up net neutral.
But an executive somewhere up the management chain can claim more productivity. Lame.
[1] I work at a bank.
We seem to be hell bent on ignoring age old common sense repeatedly in our work while simultaneously inventing new names for them. Wonder why? Money? Survival? Personal ambition?
These concepts are not worth the paper you wipe your backside with unless you have a manager and a team that cares.
The main benefits you get from this is reduced context switching, increased information retention, increased ownership.
But it has to go with tooling, and process that enables that. If you have a really long deployment process where devs can get distracted then they will lose context switching between tasks. If you make every Dev a one man army that has to do everything on their own you won't be able to ship anything and your infra will be a disjointed mess.
They key thing is reducing toil, and increasing decision making power within a single team/person.
From the sound of the article they might be just squishing two teams together? What's the advancement that made the two steps be able to happen at the same time?
Tell me you work for Intel without telling me you work for Intel.
> says Chris Auth, director of advanced technology programs at Intel Foundry.
Yeah that’s what I thought. The breathlessness of Intel figuring out things that everyone else figured out twenty years ago doesn’t bode well for their future recovery. They will continue to be the laughing stock of the industry if they can’t find more self reflection than this.
Whether this is their public facing or internal philosophy hardly matters. Over this sort of time frame most companies come to believe their own PR.
This is reality in VLSI CAD.
Now you understand why everything in hardware engineering is stupidly dysfunctional.
We don't need "shift left". We need tools that don't cost a megabuck.
Related
Extreme Measures Needed to Scale Chips
Semiconductor technology faces challenges in scaling for AI demands. Innovations like EUV lithography and chip stacking are key. Japanese researchers explore linear accelerators for EUV light. Attracting young talent is crucial.
Extreme Measures Needed to Scale Chips
The July 2024 IEEE Spectrum issue discusses scaling compute power for AI, exploring solutions like EUV lithography, linear accelerators, and chip stacking. Industry innovates to overcome challenges and inspire talent.
Intel vs. Samsung vs. TSMC
Competition intensifies among Intel, Samsung, and TSMC in the foundry industry. Focus on 3D transistors, AI/ML applications, and chiplet assemblies drives advancements in chip technology for high-performance, low-power solutions.
The Semiconductor Design Software Duopoly: Cadence and Synopsys [video]
The YouTube video discusses the EDA software industry, highlighting Cadence, Synopsys, Mentor Graphics, and ECAD. It explores chip design tool evolution and Solomon Design Automation's software-focused approach to analog circuits.
Partitioning in the Chiplet Era
The rise of chiplets in semiconductor design enhances performance and reduces power consumption, but complicates partitioning, data path optimization, and integration of third-party components, necessitating effective strategies to address challenges.